

October 2007

USB1T1103 Universal Serial Bus Peripheral Transceiver with Voltage Regulator

Features

- Complies with Universal Serial Bus Specification 2.0
- Integrated 5V to 3.3V voltage regulator for powering VBus
- Utilizes digital inputs and outputs to transmit and receive USB cable data
- Supports full speed (12Mbits/s) data rates
- Ideal for portable electronic devices
- MLP technology package (16 terminal) with HBCC footprint
- 15kV contact HBM ESD protection on bus terminals
- Supports disable mode and is functionally equivalent to Philips ISP1102

Applications

- PDA
- PC Peripherals
- Cellular Phones
- MP3 Players
- Digital Still Camera
- Information Appliance

Description

This chip provides a USB Transceiver functionality with a voltage regulator that is compliant to USB Specification Rev 2.0. this integrated 5V to 3.3V regulator allows interfacing of USB Application specific devices with supply voltages ranging from 1.65V to 3.6V with the physical layer of Universal Serial Bus. It is capable of operating at 12Mbits/s (full speed) data rates and hence is fully compliant to USB Specification Rev 2.0. The Vbusmon terminal allows for monitoring the Vbus line.

The USB1T1103 also provides exceptional ESD protection with 15kV contact HBM on D+,D- terminals



Ordering Information

Part Number	Package Number	Product code Top Mark	Pb-Free	Package Description	Packing Method
USB1T1103MPX	MLP14D	\$Y&Z&2&T USB1103	Yes	14-Terminal Molded Leadless Package (MLP), 2.5mm Square	3K Units on Tape and Reel
USB1T1103MHX	MLP16HB	\$Y&Z&2&T USB1103	Yes	16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217,3mm Square	3K Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

Typical Application




Figure 1. Logic Diagram

Connection Diagrams




Figure 2. MLP16 GND Exposed Diepad (Bottom View)




Figure 3. MLP14 GND Exposed Diepad (Bottom View)

Terminal Descriptions

_	ninal nber MLP16	Terminal Name	I/O	Terminal Description
1	1	OE	I	Output Enable: Active LOW enables the transceiver to transmit data on the bus. When not active the transceiver is in the receive mode (CMOS level is relative to V _{CCIO})
2	2	RCV	0	Receive Data Output: Non-inverted CMOS level output for USB differential Input (CMOS output level is relative to V _{CCIO}). Driven LOW when SUSPN is HIGH; RCV output is stable and preserved during SE0 condition.
3	3	V _p /V _{po}	I/O	Single-ended D+ receiver output V_P (CMOS level relative to $V_{\rm CCIO}$): Used for external detection of SE0, error conditions, speed of connected device; Terminal also acts as drive data input $V_{\rm po}$ (see Table 1 and Table 2). Output drive is 4 mA buffer.
4	4	V _m /V _{mo}	I/O	Single-ended D- receiver output V_m (CMOS level relative to V_{CCIO}): Used for external detection of SE0, error conditions, speed of connected device; Terminal also acts as drive data input V_{mo} (see Table 1 and Table 2). Output drive is 4 mA buffer.
5	5	SUSPND	I	Suspend: Enables a low power state (CMOS level is relative to V _{CCIO}). While the SUSPND terminal is active (HIGH) it will drive the RCV terminal to logic "0" state.
_	6	NC		No Connect
6	7	V _{CCIO}		Supply Voltage for digital I/O terminals (1.65V to 3.6V): When not connected the D+ and D- terminals are in 3-STATE. This supply bus is totally independen of V_{CC} (5V) and V_{REG} (3.3V), and must never exceed the V_{REG} (3.3) voltage. For V_{CCIO} disconnected the O+/O- terminals are HIGH Impedance and the V_{PU} (3.3V) is turned off.
7	8	Vbusmon	0	Vbus monitor output (CMOS level relative to V _{CCIO}): When Vbus > 4.1V then Vbusmon = HIGH and when Vbus < 3.6V then Vbusmon = LOW. If SUSPND = HIGH then Vbusmon is pulled HIGH.
9, 8	10, 9	D+, D-	AI/O	Data +, Data -: Differential data bus conforming to the USB standard. Terminals are HIGH Impedance for bus powered mode when Vbus < 3.6V. For ByPass Mode then HIGH Impedance when V _{REG} / Vbus < V _{REG} minimum.
10	11	NC		No Connect
_	12	NC		No Connect
11	13	V _{REG} (3.3V)		Internal Regulator Option: Regulated supply output voltage (3.0V to 3.6V) during 5V operation; decoupling capacitor of at least 0.1 µF is required. Regulator ByPass Option: Used as supply voltage input for 3.3V operation.
12	14	V _{CC} (5.0V)		Internal Regulator Option: Used as supply voltage input (4.0V to 5.5V); can be connected directly to USB line Vbus. Regulator ByPass Option: Connected to V _{REG} (3.3V)
13	15	V _{PU} (3.3V)		Pull-up Supply Voltage $(3.3V \pm 10\%)$: Connect an external $1.5 \text{k}\Omega$ resistor on D+ (FS data rate); Terminal function is controlled by Config input terminal: Config = LOW - V _{PU} $(3.3V)$ is floating (HIGH Impedance) for zero pull-up current. Config = HIGH - V _{PU} $(3.3V)$ = $3.3V$; internally connected to V _{REG} $(3.3V)$. V _{PU} is OFF in disable mode.
14	16	Config	_	USB connect or disconnect software control input. Configures 3.3V to external 1.5kΩ resistor on D+ when HIGH.
Exposed Diepad	Exposed Diepad	GND	GND	GND supply down bonded to exposed diepad to be connected to the PCB GND.

Functional Description

The USB1T1103 transceiver is designed to convert CMOS data into USB differential bus signal levels and to convert USB differential bus signal to CMOS data.

To minimize EMI and noise the outputs are edge rate controlled with the rise and fall times controlled and defined for full speed data rates only (12Mbits/s). The rise, fall times are balanced between the differential terminals to minimize skew.

The USB1T1103 differs from earlier USB Transceiver in that the V_p/V_m and V_{po}/V_{mo} terminals are now I/O termi-

nals rather than discrete input and output terminals. Table 1 describes the specific terminal functionality selection. Table 2 and Table 3 describe the specific Truth Tables for Driver and Receiver operating functions.

The USB1T1103 also has the capability of various power supply configurations, including a disable mode for $V_{\rm CCIO}$ disconnected, to support mixed voltage supply applications (see Table 4) and Section 2.1 for detailed descriptions.

Functional Tables

Table 1. Function Select

SUSPND	OE	D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}	Function
L	L	Driving & Receiving	Active	V _{po} Input	V _{mo} Input	Normal Driving (Differential Receiver Active)
L	Н	Receiving (1)	Active	V _p Output	V _m Output	Receiving
Н	L	Driving	Inactive ⁽²⁾	V _{po} Input	V _{mo} Input	Driving during Suspend (Differential Receiver Inactive)
Н	Н	3 STATE ⁽¹⁾	Inactive ⁽²⁾	V _p Output	V _m Output	Low Power State

Notes:

- 1. Signal levels is function of connection and/or pull-up/pull-down resistors.
- 2. For SUSPND = HIGH mode the differential receiver is inactive and the output RCV is forced LOW. The out-of-suspend signaling (K) is detected via the single-ended receivers of the V_p/V_{po} and V_m/V_{mo} terminals.

Table 2. Driver Function ($\overline{OE} = L$) using Differential Input Interface

V _m /V _{mo}	V _p /V _{po}	Data (D+ / D-)
L	L	SE0 ⁽³⁾
L	Н	Differential Logic 1
Н	L	Differential Logic 0
Н	Н	Illegal State

Notes:

3. SE0 = Single Ended Zero

Table 3. Receiver Function ($\overline{OE} = H$)

D+, D-	RCV	V _p /V _{po}	V _m /V _{mo}
Differential Logic 1	Н	Н	L
Differential Logic 0	L	L	Н
SE0	X	L	L

Notes:

- 4. X = Don't Care
- RCV(0) denotes the signal level on output RCV just prior to the SE0 or SE1 event. This level is stable during the SE0 or SE1 event period.

Power Supply Configurations and Options

The three modes of power supply operation are:

Normal Mode: Regulated Output and Regulator Bypass

- Regulated Output: V_{CCIO} is connected and V_{CC}(5.0) is connected to 5V (4.0V to 5.5V) and the internal voltage regulator then produces 3.3V for the USB connections.
- Internal Regulator Bypass Mode: V_{CCIO} is connected and both V_{CC}(5.0) and V_{REG}(3.3) are connected to a 3.3V source (3.0V to 3.6V).

In both cases, for normal mode, the V_{CCIO} is an independent voltage source (1.65V to 3.6V) that is a function of the external circuit configuration.

Sharing Mode: V_{CCIO} is only supply connected. V_{CC} and V_{REG} are not connected. In this mode, the D+ and D- terminals are 3-STATE and the USB1T1103 allows

external signals up to 3.6V to share the D+ and D- bus lines. Internally the circuitry limits leakage from D+ and D- terminals (maximum 10 μ A) and V_{CCIO} such that device is in low power (suspended) state. Terminals Vbusmon and RCV are forced LOW as an indication of this mode with Vbusmon being ignored during this state.

Disable Mode: V_{CCIO} is not connected. V_{CC} is connected, or V_{CC} and V_{REG} are connected. 0V to 3.3V in this mode D+ and D- are 3-STATE and V_{PU} is HIGH Impedance (switch is turned off). The USB1T1103 allows external signals up to 3.6V to share the D+ and D- bus lines. Internally the circuitry limits leakage from D+ and D- pins (maximum 10 μ A).

A summary of the Supply Configurations is described in Table 4.

Table 4. Power Supply Configuration Options

Terminals	Disable	Sharing	Normal (Regulated Output)	Normal (Regulator Bypass)
V _{CC} (5V)	Connected to 5V source	Not Connected or <3.6V	Connected to 5V Source	Connected to V _{REG} (3.3V) [Max Drop of 0.3V] (2.7V to 3.6V)
V _{REG} (3.3V)	3.3V, 300µA Regulated Output	Not Connected	3.3V, 300μA Regulated Output	Connected to 3.3V Source
V _{CCIO}	≤0.5V	1.65V to 3.6V Source	1.65V to 3.6V Source	1.65V to 3.6V Source
V _{PU} (3.3V)	3-STATE (off)	3-STATE (off)	3.3V Available if Config = HIGH	3.3V Available if Config = HIGH
D =, D-	3-STATE (off)	3-STATE	Function of Mode Set Up	Function of Mode Set Up
$V_p/V_{po}, V_m/V_{mo}$	Invalid [I]	L	Function of Mode Set Up	Function of Mode Set Up
RCV	Invalid [I]	L	Function of Mode Set Up	Function of Mode Set Up
Vbusmon	Invalid [I]	L	Function of Mode Set Up	Function of Mode Set Up
OE, SUSPND, Config	Hi-Z	Hi-Z	Function of Mode Set Up	Function of Mode Set Up

Notes:

6. Invalid [I] I/O are to be 3-STATE, outputs to be LOW.

ESD Protection

ESD Performance of the USB1T1103

■ HBM D+/D-: 15.0kV

■ HBM, all other terminals (Mil-Std 883E): 6.5kV

ESD Protection: D+/D- Terminals

Since the differential terminals of a USB transceiver may be subjected to extreme ESD voltages, additional immunity has been included in the D+ and D- terminals without compromising performance. The USB1T1103 differential terminals have ESD protection to the following limits:

- 15kV using the contact Human Body Model
- 8kV using the Contact Discharge method as specified in IEC 61000-4-2

Human Body Model

Figure 3 shows the schematic representation of the Human Body Model ESD event. Figure 4 is the ideal waveform representation of the Human Body Model.

IEC 61000-4-2, IEC 60749-26 and IEC 60749-27

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment and evaluates the equipment in its entirety for ESD immunity. Fairchild Semiconductor has evaluated this device using the IEC 6100-4-2 representative system model depicted in Figure 5. Under the additional standards set forth by the IEC, this device is also compliant with IEC 60749-26 (HBM) and IEC 60749-27 (MM).

Additional ESD Test Conditions

For additional information regarding our product test methodologies and performance levels, please contact Fairchild Semiconductor.




Figure 3. Human Body ESD Test Model




Figure 4. HBM Current Waveform




Figure 5. IEC 61000-4-2 ESD Test Model

Absolute Maximum Ratings

The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table defines the conditions for actual device operation.

Symbol	Parameter	Min.	Max.	Unit
V _{CC} (5V)	Supply Voltage	-0.5	+6.0	V
V _{CCIO}	I/O Supply Voltage	-0.5	+4.6	V
I _{LU}	Latch-up Current, V _I = -1.8V to +5.4V		150	mA
I _{IK}	DC Input Current, V _I <0		-18	mA
VI	DC Input Voltage ⁽⁴⁾	-0.5	V _{CCIO} +0.5	V
I _{OK}	DC Output Diode Current, V _O >V _{CC} or V _O <0		±18	mA
Vo	DC Output Voltage ⁽⁵⁾	-0.5	V _{CCIO} +0.5	V
	Output Source or Sink Current, V _O + 0 to V _{CC}			
Io	Current for D+,D- Terminals		±12	mA
	Current for RCV, V _M /V _P		±12	mA
I _{CC,} I _{GND}	DC V _{CC} or GND Current		±100	mA
	ESD Immunity Voltage			
	Contact HBM			
V_{ESD}	Terminals D+,D-, I _{LI} < 1μA		±15	kV
	All other Terminals I _{LI} < 1μA		±6.5	kV
T _{STG}	Storage Temperature	-40	+150	С
	Power Dissipation			
P_{TOT}	I _{CC} (5V)		48	mW
	I _{CCIO}		9	mW

Notes:

- 7. IO Absolute Maximumun Rating must be observed.
- 8. Per ESD Methodology described on page 6.

Recommended Operation Conditions

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	4.0	5.5	V
V _{CC10}	I/O DC Voltage	1.65	3.6	V
VI	DC Input Voltage Range	0	V _{CCIO} +5.5	V
V _{AI/O}	DC Input Range for AI/O, Terminal D+ and D-	0	3.6	V
T _A	Operating Ambient Temperature	-40	+85	°C

DC Electrical Characteristics

Supply Terminals

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CC} (5V) = 4.0V to 5.5V or V_{REG} (3.3V) = 3.0V to 3.6V, V_{CCIO} = 1.65V to 3.6V.

				Limits		
Symbol	Parameter	Conditions	-40°C to +85°C			Units
			Min.	Тур.	Max.	
V _{REG} (3.3V)	Regulated Supply Output	Internal Regulator Option; I _{LOAD} ≤300 μA	3.0 ⁽⁹⁾⁽¹⁰⁾	3.3	3.6	V
Icc	Operating Supply Current (V _{CC} 5.0)	Transmitting and Receiving at 12 Mbits/s; C _{LOAD} = 50 pF (D+, D-)		4.0 ⁽¹¹⁾	8.0	mA
I _{CCIO}	I/O Operating Supply Current	Transmitting and Receiving at 12 Mbits/s		1.0 ⁽¹¹⁾	2.0	mA
I _{CC (IDLE)}	Supply Current during	IDLE: $V_{D+} \le 2.7V$, $V_{D-} \le 0.3V$;			300 ⁽¹²⁾	
	FS IDLE and SE0 (V _{CC} 5.0)	SE0: $V_{D+} \le 0.3V$, $V_{D-} \le 0.3V$			300.	μA
I _{CCIO} (STATIC)	I/O Static Supply Current	IDLE, SUSPND or SE0			20.0	μA
I _{CC(DISABLE)}	Disable Supply Current	V _{CCIO} = 0V V _{CC} Connected			25.0	μΑ
I _{CC(SUSPND)}	Suspend Supply Current USB1T1103	SUSPND = HIGH $\overline{OE} = HIGH$ $V_m = V_p = OPEN$			25.0 ⁽¹²⁾	μA
I _{CCIO(SHAR} -ING)	I/O Sharing Mode Supply Current	V _{CC} (5V) Not Connected			20.0	μΑ
ID+ (SHARING) I _{D +/-}	Sharing Mode Load Current on D+/D- Terminals	V _{CC} (5V) Not Connected Config = LOW; V _{D±} = 3.6V			10.0	μΑ
I _{D+(DISABLE)} I _{D+/-}	Disable Mode Load Current on D+/D- Terminals	V_{CCIO} Not Connected or 0V Config = $V_D \pm = 3.6V$ LOW or HIGH			10.0	μΑ
V _{CCTH}	V _{CC} Threshold Detection Voltage	1.65V ≤ V _{CCIO} ≤3.6V				
		Supply Lost			3.6	V
		Supply Present	4.1			
V _{CCHYS}	V _{CC} Threshold Detection Hysteresis Voltage	V _{CCIO} = 1.8V		70.0		mV
V _{CCIOTH}	V _{CCIO} Threshold Detection Voltage	2.7V ≤ V _{REG} ≤ 3.6V				.,
		Supply Lost			0.5	V
		Supply Present	1.4			
V _{CCIOHYS}	V _{CCIO} Threshold Detection Hysteresis Voltage	V _{REG} = 3.3V		450		mV
V _{REGTH}	Regulated Supply Threshold Detection Voltage	1.65V ≤ V _{CCIO} ≤ V _{REG}				
	Detection voltage	$2.7V \le V_{REG} \le 3.6V$ Supply Lost			0.8	V
		Supply Present	2 4 ⁽¹⁴⁾		0.0	
V _{REGHYS} ⁽¹⁵⁾	Regulated Supply Threshold	V _{CCIO} = 1.8V	2.4` /	450		mV
	Detection Hysteresis Voltage			100		111.4

Notes:

- 9. I_{LOAD} includes the pull-up resistor current via terminal V_{PU}
- 10. The minimum voltage in Suspend mode is 2.7V.
- 11. Not tested in production, value based on characterization.
- 12. Excludes any current from load and $V_{\mbox{\footnotesize{PU}}}$ current to the $1.5 k\Omega$ resistor.
- 13. Includes current between V_{pu} and the 1.5k internal pull-up resistor.
- 14. When V_{CCIO} < 2.7V, minimum value for V_{REGTH} = 2.0V for supply present condition.
- 15. DC electrical measurements should be taken with unused inputs and I/O pins connected to a valid logic level. This applies for all modes of device operation defined in the Functional Tables on Page 4.

DC Electrical Characteristics

Digital Terminals - excludes D+, D- Terminals

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted).

 $V_{CCIO} = 1.65V \text{ to } 3.6V.$

		Lin	Units	
Parameter	Conditions	-40C° to		
		Min.	Max.	
	·	•	l .	L.
LOW Level Input Voltage			0.3*V _{CCIO}	V
HIGH Level Input Voltage		0.6*V _{CCIO}		V
s	·		•	
LOW Level Output Voltage	I _{OL} = 2 mA		0.4	V
	$I_{OL} = 100 = \mu A$		0.15	V
HIGH Level Output Voltage	I _{OH} = 2 mA	V _{CCIO} - ^{0.4}		V
	I _{OH} = 100 =μA	V _{CCIO} - 0.15		V
rent	·			
Input Leakage Current	V _{CCIO} = 1.65V to 3.6V		±1.0 ⁽¹⁶⁾	μΑ
·	•	•		
Input Capacitance	Terminal to GND		10.0	pF
	LOW Level Input Voltage HIGH Level Input Voltage S LOW Level Output Voltage HIGH Level Output Voltage Tent Input Leakage Current		$ \begin{array}{ c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{-40C}^{\circ} \text{ to} \\ \hline \textbf{Min.} \\ \hline \\ \hline & LOW \ Level \ Input \ Voltage & 0.6*V_{CCIO} \\ \hline \textbf{S} \\ \hline & LOW \ Level \ Output \ Voltage & I_{OL} = 2 \ mA \\ \hline & I_{OL} = 100 \ \mu A \\ \hline & I_{OH} = 2 \ mA & V_{CCIO} \ -0.4 \\ \hline & I_{OH} = 2 \ mA & V_{CCIO} \ -0.15 \\ \hline & \textbf{Pont} \\ \hline & \textbf{Input Leakage Current} & V_{CCIO} = 1.65 V \ to \ 3.6 V \\ \hline \end{array} $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes:

DC Electrical Characteristics

Analog I/O Terminals - D+, D- Terminals

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CC} = 4.0V to 5.5V or V_{REG} = 3.0V to 3.6V.

Symbol		Conditions		Units		
	Parameter		-40°C to +85°C			
			Min.	Тур.	Max.	
Input Levels - I	Differential Receiver	<u> </u>	l.			
V _{DI}	Differential Input Sensitivity	V _{I(D+)} - V _{I(D-)}	0.2			V
V _{CM}	Differential Common Mode Voltage		0.8		2.5	V
Input Levels - S	Single-ended Receiver		'	•	•	•
V _{IL}	LOW Level Input Voltage				8.0	V
V _{IH}	HIGH Level Input Voltage		2.0			V
V _{HYS}	Hysteresis Voltage		0.30		0.7	V
Output Levels			'	•	•	•
V _{OL}	LOW Level Output Voltage	$R_L = 1.5 k\Omega \text{ to } 3.6 V$			0.3	V
V _{OH}	HIGH Level Output Voltage ⁽¹⁷⁾	$R_L = 15k\Omega$ to GND	2.8		3.6	V
Leakage Currei	nt .		'	•	•	•
I _{OFF}	Input Leakage Current Off State				±1.0	μA
	CAPACITANCE		•	•	•	•
C _{I/O}	I/O Capacitance	Terminal to GND			20.0	pF
Resistance	•	•				

^{16.} If $V_{CCIO} \ge V_{REG_i}$ leakage current is higher than specified.

Symbol	Parameter	Conditions	Limits -40°C to +85°C			Units
Cymbol	i didiliotoi	Conditions	Min.	Typ.	Max.	Omio
Z _{DRV}	Driver Output Impedance ⁽¹⁸⁾		34.0	41.0	44.0	Ω
Z _{IN}	Driver Input Impedance		10.0			MΩ
R _{SW}	Switch Resistance				10.0	Ω
V _{TERM}	Termination Voltage ⁽¹⁹⁾⁽²⁰⁾	R _{PU} Upstream Port	3.0		3.6	V

Notes:

- 17. If V_{OH} minimum = V_{REG} 0.2V.
- 18. Includes external resistors of 27Ω on both D+ and D- terminals.
- 19. This voltage is available at terminal V_{PU} and V_{REG} .
- 20. Minimum voltage is 2.7V in the suspend mode.

AC Electrical Characteristics

A I/O Terminals Full Speed

Over recommended range of supply voltage and operating free air temperature (unless otherwise noted). V_{CC} = 4.0V to 5.5V or V_{REG} = 3.0V to 3.6V, V_{CCIO} = 1.65V to 3.6V, C_L = 50 pF; R_L = 1.5K on D+ to V_{PU} .

Parameter		Limits -40°C to +85°C			Unit
	Conditions				
		Min.	Тур.	Max.	
eristics			I		I
Output Rise Time	C _L = 50 - 125 pF	4.0		20.0	
	10% to 90%				ns
Output Fall Time	Figure 8, 12	4.0		20.0	
Rise/Fall Time Match	t _F / t _R Excludes First Transition from Idle State	90.0		111.1	%
Output Signal Crossover Voltage (21)	Excludes First Transition from Idle State see Waveform	1.3		2.0	V
			I		I
Propagation Delay	Figures 0.12			19.0	ns
$(V_p/V_{po}, V_m/V_{mo} \text{ to D+/D-})$	1 igures 9, 12			10.0	115
Driver Disable Delay	Figures 11 12			15.0	ns
(OE to D+/D-)	rigures 11,12			13.0	115
Driver Enable Delay	Figures 11 13			15.0	ns
(OE to D+/D-)	rigures 11,13			13.0	113
g					
Propagation Delay (Diff)	Figures 10 14			15.0	ns
(D+/D- to Rev)	1 190103 10,17			15.0	113
Single-Ended Receiver Propagation Delay	Figures 10 14			18.0	ns
(D+/D- to V_p/V_{po} , V_m/V_{mo})	1 190103 10,17			10.0	113
	Pristics Output Rise Time Output Fall Time Rise/Fall Time Match Output Signal Crossover Voltage (21) Propagation Delay (V _p /V _{po} , V _m /V _{mo} to D+/D-) Driver Disable Delay (OE to D+/D-) Driver Enable Delay (OE to D+/D-) Propagation Delay (Diff) (D+/D- to Rev) Single-Ended Receiver Propagation Delay	Pristics Output Rise Time Output Fall Time Rise/Fall Time Match Output Signal Crossover Voltage (21) Propagation Delay (V _p /V _{po} , V _m /V _{mo} to D+/D-) Driver Disable Delay (OE to D+/D-) Driver Enable Delay (OE to D+/D-) Propagation Delay (D+/D-) Propagation Delay (OE to D+/D-) Propagation Delay (OE to D+/D-) Figures 11,13 Figures 10,14 Figures 10,14	Propagation Delay (V _p /V _{po} , V _m /V _{mo} to D+/D-) Driver Enable Delay (\overline{OE} to D+/D-) Propagation Delay (\overline{OE} to D+/D-) Driver Enable Delay (\overline{OE} to D+/D-) Propagation Delay (D+/D-) Driver Disable Delay (\overline{OE} to D+/D-) Propagation Delay (D+/D-) Figures 11,13 Propagation Delay (Figures 10,14 Figures 10,14 Figures 10,14	$ \begin{array}{ c c c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{-40}^{\circ}\textbf{C} \text{ to } + 20 & \hline \textbf{Min.} & \textbf{Typ.} \\ \hline \textbf{Min.} & \textbf{Typ.} \\ \hline \textbf{Directions} & \hline \\ \hline \textbf{Output Rise Time} & \textbf{C}_{L} = 50 - 125 \text{pF} & 4.0 \\ \hline \textbf{0utput Fall Time} & \textbf{Figure 8, 12} & 4.0 \\ \hline \textbf{Rise/Fall Time Match} & \textbf{t}_{F}/\textbf{t}_{R} \textbf{Excludes First Transition} & 90.0 \\ \hline \textbf{Output Signal Crossover Voltage} & \textbf{Excludes First Transition from Idle State} & 90.0 \\ \hline \textbf{Propagation Delay} & \textbf{Excludes First Transition from Idle State see Waveform} & 1.3 \\ \hline \textbf{Propagation Delay} & \textbf{Figures 9,12} & \hline \\ \hline \textbf{Driver Disable Delay} & \textbf{Figures 11,12} & \hline \\ \hline \textbf{Output Signal Crossover Voltage} & \textbf{Figures 11,13} & \hline \\ \hline \textbf{Propagation Delay} & \textbf{Figures 11,13} & \hline \\ \hline \textbf{Propagation Delay (Diff)} & \textbf{Figures 10,14} \\ \hline \textbf{Single-Ended Receiver Propagation Delay} & \textbf{Figures 10,14} \\ \hline \textbf{Figures 10,14} & \hline \\ \hline Figures 10,14$	$ \begin{array}{ c c c c } \hline \textbf{Parameter} & \textbf{Conditions} & \hline \textbf{-40^{\circ}C to +85^{\circ}C} \\ \hline \textbf{Min.} & \textbf{Typ.} & \textbf{Max.} \\ \hline \textbf{Pistics} & \hline \\ \hline \textbf{Output Rise Time} & \textbf{C}_{L} = 50 - 125 \text{ pF} & 4.0 & 20.0 \\ \hline \textbf{10\% to 90\%} & 4.0 & 20.0 \\ \hline \textbf{Rise/Fall Time} & \textbf{Figure 8, 12} & 4.0 & 20.0 \\ \hline \textbf{Rise/Fall Time Match} & \textbf{t}_{F}/\textbf{t}_{R} \textbf{Excludes First Transition} & 90.0 & 111.1 \\ \hline \textbf{Output Signal Crossover Voltage} & \textbf{Excludes First Transition from Idle State see Waveform} & 1.3 & 2.0 \\ \hline \textbf{Propagation Delay} & \textbf{Excludes First Transition from Idle State see Waveform} & 1.3 & 2.0 \\ \hline \textbf{Propagation Delay} & \textbf{Figures 9,12} & 18.0 \\ \hline \textbf{Oriver Disable Delay} & \textbf{Figures 11,12} & 15.0 \\ \hline \textbf{Oriver Enable Delay} & \textbf{Figures 11,13} & 15.0 \\ \hline \textbf{g} & \textbf{Propagation Delay} & \textbf{Figures 11,13} & 15.0 \\ \hline \textbf{Single-Ended Receiver Propagation Delay} & \textbf{Figures 10,14} & 15.0 \\ \hline \textbf{Single-Ended Receiver Propagation Delay} & \textbf{Figures 10,14} & 18.0 \\ \hline \end{tabular}$

NOTES:

21. Not production tested; limits guaranteed by design.

Typical Application Configurations




Figure 6. Upstream Connection in Bypass Mode with Differential Outputs




Figure 7. Downstream Connection in Normal Mode with Differential Outputs

AC Waveforms




Figure 8. Rise and Fall Times




Figure 9. V_{po} , V_{mo} to D+/D-

D+ 2.0V VCRS VCRS

Figure 10. D+/D- to $R_{\text{CV}}\!,\,V_{\text{po}}\!/V_{\text{p}}$ and $V_{\text{mo}}\!/V_{\text{m}}$






Figure 11. OE to D+/D-

Test Circuits and Waveforms



 C_L = 50 pF Full Speed Propagation Delays C_L = -125 pF Edge Rates only

Figure 12. Load for D+/D-



V = 0 for t_{PZH} , t_{PHZ} $V = V_{REG}$ for t_{PZL}

Figure 13. Load for Enable and Disable Times




Figure 14. Load for $\rm V_m/\rm V_{mo}, \rm V_{p/}\rm V_{po}$ and RCV


Tape and Reel Specification

Tape Format for MHBCC and MLP

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status	
MHX/MPX	Leader (Start End)	125 (typ)	Empty	Sealed	
	Carrier	2500/3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS

Dimensions are in inches (millimeters) unless otherwise specified.




NOTES: unless otherwise specified

- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
- Smallest allowable bending radius.
 Thru hole inside cavity is centered within cavity.
- 4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier. 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded.


REEL DIMENSIONS


Dimensions are in inches (millimeters) unless otherwise specified.




Tape Size	Α	В	С	D	N	W1	W2
12 mm	13.0	0.059	0.512	0.795	7.008	0.488	0.724
	330	(1.50)	(13.00)	(20.20)	(178)	(12.4)	(18.4)

Physical Dimensions








BOTTOM VIEW

NOTES:

- A. NO JEDEC REGISTRATION
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


MLP14DrevA

Figure 15. Pb-Free 14-Terminal Molded Leadless Package (MLP), 2.5mm Square



RECOMMENDED LAND PATTERN

Physical Dimensions



NOTES:

- A. SIMILAR TO JEDEC REGISTRATION MO-217, DATED 11/2001
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP16HBrevA

Figure 16. Pb-Free 16-Terminal Molded Leadless Package (MHBCC), JEDEC MO-217, 3mm Square





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Green FPSTM
Build it NowTM Green FPSTM e-SeriesTM
CorePLUSTM GTOTM CROSSVOLTTM $i-Lo^{TM}$ CUrrent Transfer LogicTM ISOPLANARTM
EcoSPARK® MeaBluckTM

ISOPLANAR™ EcoSPARK® MegaBuck™ MICROCOUPLER™ Fairchild® MicroFET™ Fairchild Semiconductor® MicroPak™ FACT Quiet Series™ MillerDrive™ **FACT**[©] Motion-SPM™ FAST® OPTOLOGIC® OPTOPLANAR® FastvCore™ FPS™ $\mathsf{FRFET}^{\mathbb{B}}$

FRFET[®] PDP-SPM™ Global Power ResourceSM Power220[®] Power247[®]
POWEREDGE[®]
Power-SPM™
PowerTrench[®]

Programmable Active $\mathsf{Droop}^\mathsf{TM}$ $\mathsf{QFET}^{\mathsf{®}}$

QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SMART START' SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™

The Power Franchise®

the wer franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®
UniFET™
VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I31